


decimals bits binary  
 -xx x2 <1 → 0  
 >1 → 1  
 =1 = 1 stop

registers  
 \$r0, \$r1 = return  
 \$a0 ... = arguments  
 \$ra = where we go  
 sh to rmg food into reg.

1 - registers - hard  
 2 - on-chip cache - room  
 to on-board cache - compact  
 3 - memory - 3a contents  
 4 - disk - photo  
 5 - tape / optical - backup



Victorials  
 CS61C  
 LRU = Least recently used  
 lrb/lrbi  
 malloc → (int\*) malloc(n \* size of (x))  
 malloc/od - all 0s unless both 0s  
 + srl/or - all 0 unless both 0s  
 ^ flr/or - mismatch = 1, 0  
 = flip - flip all  
 memory is unlimited, cache limited, so % by size of cache (not)

Caches

direct mapped - cost checks - unique address  
 fully associative - garbage bag  
 set associative - last and first, anywhere in set

tag bits + valid bits + dirty bits (block size ×  $\frac{8 \text{ bits}}{\text{byte}}$ )  
 3 types of misses: compulsory - not there / not matching, conflict - collision / cache miss / replacement, Capacity - space

B = address  
 d = pair to value itself  
 R reg, str - mode = 0  
 I indirect - base / base  
 J - shift, mode 2 or 3

shift = shift, rs/rt/rd → # of bytes × 2  
 1/8/25  
 floating pt - actual + bias → stored  
 zero: exp 0, fraction 0  
 denorm: exp 0, fraction != 0  
 ∞: exp 1, fraction 0  
 NaN: exp 1, fraction != 0

end's exponent = reverse  
 two's complement = reverse + 1  
 end's shift = 10  
 increment pointer → +4

Average memory Access Time AMAT =  $H_1 + \text{time} + (\text{miss penalty} \times \text{miss rate})$

# of offset bits =  $\log_2(\text{block size})$   
 # of index bits =  $\log_2(\text{\# of blocks})$   
 cache size =  $2^{\text{offset}} \times 2^{\text{index bits}}$   
 # blocks =  $\frac{\text{cache size}}{\text{block size}}$   
 tag bits = total - offset - index  
 row bits = tag + data + dirty + valid


PUE  
 Power usage effectiveness =  $\frac{\text{total building power}}{\text{IT equipment power}}$

$H_2 = \frac{1}{5} \ln H_2 = \frac{1}{10^6} \ln H_2 = \frac{1}{10^9} \ln H_2 = \frac{1}{NS}, NS = 10^{-12}$

Abundant's law:  
 max speed from parallelism =  $(1 - P + (P/N))^{-1}$  where  
 P = proportion of program parallelizable  
 N = number of cores

and D = AB  
 or D = AB  
 not D = A  
 and D = (A/B)  
 nor D = (A+B)

look at index value but tag. Is valid?



memory: kibi(10), mibi(20), sibi(30), tibi(40), pibi(50), exbi(60), zebi(70), yobi(80)  
 $2^{23} = 2^3 \text{ mibi} = 8 \text{ mb}$

MIPS  
 32 registers, 32 bits for data/instructions  
 R instruction: 6 opcodes, 26 target codes, 61 register 3 for src, dst, src  
 I instruction: 11 opcodes, minor of 4, branch limits: PC 27 to PC + 74  
 J instruction: 2 opcodes (jal, jalr), targets PC[32:29] target < 22, limit (2<sup>28</sup> b/c 26 for target)  
 heap: 24 b/c 16 bits  
 declarations: text = machine code, data = binary rep of data, word = 32-bit quantities in order  
 memory - code of kernel, OS, then heap (grows up), stack of prog, grows down  
 RTL = registers long = "add rd, rs, rt" - R[rd] = Mem[R(rs) + rt \* 4]; PC = PC + 4  
 why 2 when adding counters to pointers  
 prologue + epilogue - save ra + all counter vars to stack, then restore  
 BNF has range 64-12, since last 6 bits are 0s. Also, 28 complement

Bit twiddling  
 And: 0x0001 & = only last  
 Or: 0x0001 | = turn last bit on  
 Virtual memory  
 page size 4KB  
 pages same size saved to disk swap  
 TLB - no entries for full page  
 offset = last page size  
 page table - holds all entries, VAS - replacement disk, depends VM.  
 virt addr, is not offset, has at index check TLB, page table,  
 memory - page table, else page fault to disk, user fault to kernel, etc.  
 VA = VM + page offset. PA = PPN + page offset, sure p 0. 512 page size =  
 log(page size) = page offset bits, next PPN/VPN  
 page table - VPN, valid dirty, permissions, R/W, index = VPN  
 TLB = MPN VPN, valid dirty, permissions, R/W, index = VPN  
 page table =  $\phi$  if page valid/dirty

Cache  
 throughput optimized, slow access,  
 ORs, load/store, 32 words, 32 bits, 32 words

I/O  
 latency =  $\left(\frac{\text{poll}}{S} \times \frac{\text{blocks}}{\text{poll}}\right)$   
 poll/disk =  $\frac{\text{rate}}{S}$   
 poll (clock speed) → poll/S  
 $\frac{\text{poll}}{S} \times \frac{\text{blocks}}{\text{poll}}$   
 total blocks

instructs - procedures normal, then interrupt  
 to access  $\times \left(\frac{\text{mb}}{S}\right)$   
 $\frac{\text{bytes}}{\text{request}} = \frac{\text{instructs}}{\text{sec}} \times \frac{\text{blocks}}{\text{instruct}}$   
 $\frac{\text{bytes}}{\text{request}} = \frac{\text{instructs}}{\text{sec}} \times \frac{\text{blocks}}{\text{instruct}}$

Caches  
 cache size = 2 (index + 1 + number of bits)  
 Temporal locality - by just element again  
 spatial locality - memory reads sequential / close  
 dirty bit for write back valid bit for tag  
 direct mapped: each memory location associated w/ one location -  
 memory set associated w/ programs but may have multiple. 2 - worst performance, LRU - memory  
 fully associative - block replacement  
 offset = # of bytes within (4 words, 256 bytes)  
 index = # of bytes within (32 rows → 55 bits)  
 tag = 132 - 255 - 225  
 write through - write to cache/memory  
 write back - write to memory in flash, need dirty bit  
 bits: tag + valid (dirty) + data (64 bits)  
 miss:  
 Compulsory - cache empty  
 conflict - 2 blocks same speed, jump out capacity - cache too small

Assembly program (CALL)  
 compile - high → low, C → MIPS  
 Assembler - outputs object code into tables, replaces procedure str.  
 link - input: object files, header files, data, reloc info, symbol tables, section tables  
 load - allocate space, copy code/vars, init regs, set pointer

Registers  
 \$temp - if static, \$dword, \$fword, \$float, \$double  
 (temp - calc address, with long operations)  
 temp load/store data, write data  
Shared  
 1) structural - prevent parallelism (w/b)  
 2) data - need to wait for previous to complete (cache)  
 3) control - deciding dependent memory (cache)  
 bubble - need to read in nop.  
 flush - branch prediction fails (will not pipeline) - splitters → stages (waiting)  
 = all stages, throughput = one by single can structure a step.