


decimals bits binary  
 -xx x2 <1 → 0  
 >1 → 1  
 =1 = 1 stop

registers  
 \$r0, \$r1 = return  
 \$a0 ... = arguments  
 \$ra = where we go  
 sh to rreg, load into reg.

1 - registers - hard  
 2 - on-chip cache - room  
 to on-board cache - compact  
 3 - memory - 3a, 3a, 3a  
 4 - disk - photo  
 5 - tape / optical - best - archivable



Victorials  
 CS61C  
 LRU = Least recently used  
 lru/hubi  
 malloc → (unit^n) malloc(n \* size of (x))

malloc  
 &mask/od - all 0s unless both 1s  
 + srl/or - all 1 unless both 0s  
 ^ flip/or - mismatch = 1, 0  
 = flip - flip all  
 memory is unlimited, cache limited, so % by size of cache (not)

Caches

direct mapped - cost checks - unique address  
 fully associative - garbage bags  
 set associative - last and first, anywhere in set

tag → Index → offset  
 3 types of misses: compulsory - not there / not matching, conflict - collision / cache miss / replacement, Capacity - space

shift = shift, rs/rt/rd → # of bytes \* 2<sup>6</sup>

B = address  
 # = pointer value itself  
 R reg, R2 - mode = 0  
 I immediate - base / base  
 J - s/jal, jal, mode 2 or 3

1/8/25  
 floating pt - actual + bias → stored  
 zero: exp 0, fraction 0  
 denorm: exp 0, fraction != 0  
 ∞: exp 17, fraction 0  
 NaN: exp 17, fraction != 0

end's exponent = reverse  
 two's complement = reverse + 1  
 end of string = 10  
 increment pointer → +4

Average memory Access Time AMAT = Hit time + (Miss penalty \* miss rate)

# of offset bits = log<sub>2</sub> (block size)  
 # of index bits = log<sub>2</sub> (# of blocks)  
 cache size = 2<sup>offset</sup> \* 2<sup>index</sup>  
 # blocks = cache size ÷ block size  
 tag bits = total - offset - index  
 row bits = tag + data + dirty + valid


PUE  
 Power usage effectiveness =  
 total building power / IT equipment power

$H_2 = \frac{1}{5} \ln H_2 = \frac{1}{10^6} \ln H_2 = \frac{1}{10^9} \ln H_2 = \frac{1}{NS}, NS = 10^{-12}$

Abundant's law:  
 max speed from parallelism =  
 $(1 - P + (P/N))^{-1}$  where  
 P = proportion of program parallelizable  
 N = number of cores

and D = AB  
 or D = AB  
 not D = A  
 and D = (A/B)  
 nor D = (A+B)

look at index value but tag. Is valid?



memory: kibi(10), mibi(20), sibi(30), tibi(40), pebi(50), exbi(60), zebi(70), yobi(80)  
 $2^{23} = 2^3 \text{ mibi} = 8 \text{ mb}$

MIPS  
 32 registers, 32 bits for data/instructions  
 R instruction: 6 opcodes, 26 target codes, 61 register 3 for src, dst, src  
 I instruction: 11 opcodes, minor of 4, branch limits: PC 27 to PC + 74  
 J instruction: 2 opcodes (jal, jalr), targets PC[32:29] target < 22, limit (2<sup>28</sup> b/c 26 for target)  
 heap: 24 b/c 16 bits  
 declarations: text = machine code, data = binary rep of data, word = 32-bit quantities in order  
 memory - code of host, then static, then heap (grows up), stack of heap, grows down  
 RTL = registers long = "madd rd, rs, rt" - R[rd] = Mem[R(rs) + rt \* 4]; PC = PC + 4  
 why 2 when adding counters to pointers  
 prologue + epilogue - save ra + all counter vars to stack, then restore  
 BNF has range 64-12, since last 6 bits are 0s. Also, 28 complement

Bit twiddling  
 And: 0x0001 & = only last  
 OR: 0x0001 | = turn last bit on  
 Virtual memory  
 page size 4KB  
 pages same size saved to disk swap  
 TLB - no entries for full page  
 offset = last page size  
 page table - holds all entries, VAS - replacement disk, depends VM.  
 virt addr, is non offset, has at index check TLB, page table,  
 memory - page table, else page fault to disk, user fault to kernel, etc.  
 VA = VM + trap offset. PA = PPN + page offset, sure p 0. 512 page size  
 log(page size) = page offset bits, next PPN/VPN  
 page table - VPN, valid dirty, permissions, R/W, index = VPN  
 TLB = MPN VPN, valid dirty, permissions, R/W, index = VPN  
 page table = # phys pages valid entries

RTM  
 throughput optimized, slow cores,  
 OVS, load balancers,  
 3D matrix, great, credit counts

I/O  
 latency =  $\left(\frac{\text{poll}}{S} \times \frac{\text{blocks}}{\text{poll}}\right)$   
 poll/disk =  $\frac{\text{rate}}{S}$   
 poll (clock speed) → poll/S  
 $\frac{\text{poll}}{S} \times \frac{\text{blocks}}{\text{poll}}$   
 total blocks

intimps - procedures normal, then interrupt  
 to access  $\times \left(\frac{\text{mb}}{S}\right)$   
 $\frac{\text{bytes}}{\text{request}} = \frac{\text{intimps}}{\text{sec}} \times \frac{\text{blocks}}{\text{intimp}}$   
 $\frac{\text{total blocks}}{\text{sec}}$

Caches  
 cache size = 2 (index + 1 + number of bits)  
 Temporal locality - by just element again  
 spatial locality - memory reads sequential / close  
 dirty bit for write back valid bit for tag  
 direct mapped: each memory location associated w/ one location -  
 memory set associated w/ programs but may have multiple. 2 - worst performance, LRU - memory  
 fully associative - block replacement  
 offset = # of bytes behind (4 bytes, 256 bytes)  
 index = # of bytes in front (32 bytes → 55 bytes)  
 tag = 132 - 255 - 225  
 write through - write to cache/memory  
 write back - write to memory in flash, updating bit  
 bits: tag + valid (dirty) + data (8 bits)  
misses  
 Compulsory - cache empty  
 conflict - 2 blocks same speed, jump out capacity - cache too small

Assembly program (C/C)  
 compile - high → low, C → MIPS  
 Assembler - outputs object code into tables, replaces procedure str.  
 link - input: object files, header files, data, reloc info, symbol tables, section tables  
 load - allocate segs, copy code/vars, init reg, set pointer  
Labels  
 scopes - IF - static, ID - default, EX - external  
 (run ret - calc address, with log operations)  
 run load of static data, write data

Shared  
 1) structural - prevent parallel execution (w/b)  
 2) data - need consistency for previous - complex  
 3) control - deciding dependent memory (cache, groups, branches)  
 issue - need to read in nop.  
 flush - branch prediction fails (will not pipeline) - splitters → stages (stages)  
 = all stages, throughput - one by single can structure a step.